Is there documentation on the logic analyzer other than the verilog? Am I to understand that it will read the la_data_in at the wishbone bus frequency as long as the la_oen is low for that bit?