I've read that the new Litex SoC has wishbone off ...
# caravel
h
I've read that the new Litex SoC has wishbone off by default. Let's say I keep it off as I don't need it for a project. Do I still get clock & reset from wb_clk_i & wb_rst_i or should I source them from somewhere else?