"...the design of fully static, fully adiabatic CMOS logic styles and high-quality energy-recovering resonant power-clock drivers offer the potential to reduce dynamic switching losses by multiple orders of magnitude ..." https://cfwebprod.sandia.gov/cfdocs/CompResearch/docs/ICCD+SAND_1v3.pdf @User @User @User