Spending some time figuring out what the power stage layout should be. The hybrid waffle design seems pretty promising: https://www.researchgate.net/publication/224365559_High_speed_CMOS_output_stage_for_integrated_DC-DC_converters