@User: You should have verilog of all the standard cells, assuming that's what you mean? What are you missing, exactly?