@User it seems that netgen is choking on the TT_MODELS include block that is used in the example xschem schematics. I would have expected that Simulation->LVS netlist: top level is a subckt would stop the only_toplevel=true blocks from being included but that does not seem to be the case