@User: There will be a memory with the processor as well as an "experimental" memory area that you can access if you are not critically dependent on it. The planned bus structure is wishbone, and there will be a bus connection into the user space.