@User if it gets used in an openlane mixed signals flow, the registers could be done in verilog. I think that's how it should work at least