@User: I guess I should add as a notice for everyone that the current repository contents are "provisional", as there are a couple of items to clean up. Also, we have not run the first pass of openlane on the core, which will undoubtedly cause us to have to refactor the verilog code a bit. With multiple power domains and multiple standard cell libraries and multiple hard macro blocks, it's a bit more complicated than the average digital design.