Does anyone know any quick way to strip all initial blocks and initial values out of a verilog design to make it easier to test reset functionality? (either replacing them with X or randomizing them)