I would find it very helpful if there was a more complete example of the pipeline steps to go from this verilog: https://github.com/efabless/caravel/blob/master/verilog/rtl/user_proj_example.v , to the finished files ready to submit.