I have VHDL code I would like to submit for the project, however my understanding is currently there's no support for VHDL in the efabless tools.