I would seriously doubt a factor or 10 ...

yosys

in the FPGA world is really pretty good. Probably not ideal for ASIC but I don't see it failing by a factor or 5. Then definitely packing could be tighter than the ~ 0.5 density of openlane. Just educated guessing though.