Also the clock being provided to the counter is multiplexed between the logic analyzer and the

wb_clk_i

. Would it not create a clock glitch? @User