@User oh okay. @User how would this workaround work? you mean to say that I configure the io pads, apply the configuration through the reg_mprj_xfer = 1 and then provide a 1 bit signal from the logic analyzer data that would act as a reset for the user project area? Or if I am wrong then please if you can clarify