This is a feature I would like to add to openroad. I had been planning on first having the team generate an ILM (Interface Logic Model) which is fairly simple bit of coding and then later add ETM (Extracted Timing Model) support to generate a .lib from a netlist. The ETM generation is fairly complex for anything but a single clock design.