Has the MPW-2 Caravel framework been enhanced to support user CPU interrupt ports and a multi-master Wishbone bus? Those two features were sadly missing in MPW-1.