I noticed some people potentially having issues catching sync/asyncs and register initialization bugs in their verilog. Especially if you are testing on FPGA it is hard to catch these until you get to gate level sims. Here is a simple script we wrote last mpw to catch these cases: https://github.com/RAPcores/rapcores/blob/main/etc/reginit.sh