For mpw-3 digital block, if i am hardening my design using openlane what all files are needed to upload in verilog/ directory and is there another process to perform post layout simulations other than Gate level simulations ????? Someone please let me know this