https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
n

Nguyen Dao

04/08/2021, 2:14 PM
Hi all, I’m using Innovus to implement our tiny fpga (https://github.com/FPGA-Research-Manchester/FABulous-SKY130). It looks OK for P&R but a lot of DRC/Antenna violations occur. Have anyone encountered the following violations after P&R in Innovus/Openlane? Any ideas how to fix them? Thanks * Verify - Connectivity - UnConnPin Violations ( 1000 ) Net VGND FE_DBTC3_Tile_X3Y3_E2BEG_5_/*VNB* False : No   Layer : pwell   Bounds (100.425, 561.935) (100.595, 562.105) (-> for all power nets I think) … Verify - Overlap - Overlap Violations ( 1000 ) Blockage of Cell *FILLER*_91589 & Blockage of Cell Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/_4240_ False : No   Layer : M1   Bounds (807.300, 866.575) (808.220, 866.745) … Regular Wire of Net Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/_0321_ Actual: 0.0000 Required:    0.0000 Type:  Antenna Area Ratio False : No   Layer : M4   Bounds (574.730, 94.870) (575.730, 95.870) Regular Wire of Net Tile_X3Y2_W2BEGb[1] Actual: 0.0000 Required:    0.0000 Type:  Antenna Area Ratio False : No   Layer : M5   Bounds (703.530, 299.210) (704.530, 300.210) Regular Wire of Net Tile_X0Y2_B_O_top Actual: 0.0000 Required:    0.0000 Type:  Antenna Area Ratio False : No   Layer : M6   Bounds (455.590, 146.890) (456.590, 147.890) … Regular Wire of Net Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/_0757_ Actual: 1.4200 Required:    1.6000 Type:  Minimum Width False : No   Layer : M6   Bounds (802.360, 111.800) (826.640, 113.220) * From the layout view, it looks fine e.g., overlap between VGND and VNB pins (pwell) or the width of M6 wires are 1.6, but not sure what cause those violations?