@User I don't have any ASIC physical design experience so probably can't help with designing the IP (unless you need RTL work done, but I imagine that part will be pretty easy for a naked SERDES rather than a full transceiver including buffers and CDC FIFOs and line coding blocks)