I say that because the VHDL tools can produce a verilog netlist. One thing I have learned is that having a "verilog version" doesn't say anything about how human-readable it is. :(