Hmm, I dont care that much about readability at the moment. Good idea with the verilog netlist. Yes, Verilog gets abused for netlists, truthtables, ... quite a lot 🙂