I guess my next steps should be to map the design (flip-flops + logic) and write out the synthesized netlist which I could then feed to the xilinx PAR tool for example