Send me the bitstream and I'll test if you like. ...
# vhdl
j
Send me the bitstream and I'll test if you like. It's probably right. You can also do 'make sim' and it will put the whole design in a test bench and print the results to the console.