high vt on pmos means the voltage difference between gate and vdd needs to be higher to get it to saturation