I have, but it is quite possible that its use is limited to processes above, say, 90nm, or something. I haven't had any experience below 65nm, and at 65nm, I was just writing verilog code and not doing layout, so I wasn't exactly exploring what the standard cell library had to offer. I've seen it at 180nm and 350nm nodes.