Do you have a SPICE or CDL file for the layouts that you need to make ports for? I have a (Tcl-scripted) command "readspice" in magic which will read in .subckt lines, match them to cells in magic, and make sure that all the ports in the in the subcircuit (and only the ports) are made into ports in magic, and that they retain the same order.