I've simulated a nand gate using the spice model from the pdk. I measure a 1.3e-11s delay between the input changing and the output changing. This seems very fast to me. Even if I extract with parasitic capacitors it's still inn this region. Is it correct?