@User : That was actually a more major error than I was expecting to find; netgen was supposed to be sorting parallel transistors by width before matching properties, and was completely failing to do the sort. I fixed the error and your netlists now match without property issues. I pushed the fix to opencircuitdesign.com (github mirror updates overnight).