There appears to be no design rule on the gate to pcontact spacing. Is that something there should be a hard design rule on? Something something a polycontact on top can damage the thin gate oxide? Or will is just impact the device matching / performance