https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
y

yrrapt

06/22/2021, 7:56 PM
#    _ __   ___  _ __   ___ ___  _ __ _ __
#   | '_ \ / _ \| '_ \ / __/ _ \| '__| '_ \\
#   | |_) | (_) | |_) | (_| (_) | |  | | | |
#   | .__/ \___/| .__/ \___\___/|_|  |_| |_|
#   |_|launched:|_| 20210622
../Tools/popcorn/popcorn -b 5 -D "2-input Not-OR (or NOR) gate" -m nor -c NOR2 INV > NOR2
*** ERROR: unbound variable: grep-highest-internal-node
Stack Trace:
_______________________________________
  0  (grep-highest-internal-node netlist)
        at "../Tools/popcorn/../popcorn/expander.scm":397
  1  (grep-highest-internal-node netlist)
        at "../Tools/popcorn/../popcorn/expander.scm":397
  2  (expand-netlist-nor current-netlist)
        at "../Tools/popcorn/../popcorn/expander.scm":452
  3  (expand-cell (common:dataset-cell cell-file) expansion-method ...
        at "./../Tools/popcorn/popcorn.scm":319
  4  (exporter:dataset-cell cell)
        at "./../Tools/popcorn/popcorn.scm":321
  5  (rdisplay (exporter:dataset-cell cell))
        at "./../Tools/popcorn/popcorn.scm":321
make[1]: *** [<http://stacked2_cells.mk:118|stacked2_cells.mk:118>: NOR2] Error 70
make[1]: Leaving directory '/home/tom/repositories/StdCellLib/chipforge/Catalog'
make: *** [GNUmakefile:112: catalog] Error 2