mmm… not sure, I guess I can’t see any realistic use case to model a bit cell, there is still the philosophical question of weather you could model it…. I guess you could model the load from the access transistors and probable parasitics on the bit lines, there may even be propagation times from WL to bit…. but yeah, doesn’t seem to be a need :)