Yes, modeling latched outputs is what would make sense for STA, although liberty does provide constructs for purely analog pins, there is also a short syntax for feedthroughs , any way I think “RAM cell” is a rather ambiguous term, which yielded a funny but unsubstantial discussion :) ...I’ll just add I’m eager to see this project released, cheers