With a pipelined CPU you frequently read/write on ...
# openram
t
With a pipelined CPU you frequently read/write on very different cycles