If you take the Vex for instance, it's pipelined, but it can retire 1 instruction per cycle (assuming you keep it fed in the fetch stage and nothing forces a pipeline flush like a branch mispredict )