need to optimise the output stage of the and gate once I have a layout and can guestimate the word line capacitance