we were planning on creating a separate RISC V core with ass open-source-silicon.dev #openram

we were planning on creating a separate RISC-V cor...

Michael Welling

10/31/2020, 1:23 AM

we were planning on creating a separate RISC-V core with associated RAMs

2 Views