it was going to be an implementation of the VexRIS...
# openram
m
it was going to be an implementation of the VexRISC-V