One important detail : According to the verilog model is csb is not asserted (so it's

1'b1

), the read value

dout

is stable and stay to whatever was last read. Is that correct ? Ideally I'd need to rely on that to emulate the 'read enable" I have in the FPGA memories I'm replacing.