Ah 😕 If that's indeed the case, updating the verilog model would be a good idea.