@User I looked at the Verilog code and the csb is synchronized so if it is 0 on the positive edge, the dout should be valid until the next cycle. At the next positive edge, dout correctly gets xx if csb is 1.