I know the sum of the ~350ps chip-to-FPGA trace delay, the on die routing delay/skew on the test chip, and the SRAM clock-to-out has to be around 11 ns