delay from FPGA to test chip QFN pads (yes it's not a WLCSP) is fairly tightly controlled on the PCB