after some discussion i did not attempt to characterize actual setup/hold margin on the test chip given the known limitations of the current test chip harness