by looking at the current open PRs on github from @User, the one about the verilog generator and the one with the actual cells