Our opensource WiFi chip (openwifi project, currently FPGA, most of code in verilog) takes AGPLv3.