@User I can't look at WiFi design due to it being AGPL -- otherwise I might go and see what are your biggest resource usages and see if you could "hardness" those and leave the rest in FPGA