and seeing as they both use the same back-end for synthesis I guessed that gate count difference is coming from the PAR steps