I am working on a vernier delay line that combined with about 50 other missing things can be used for read sampling of DDR